Optimization of FIR filter implementation for FMT on VLIW DSP
نویسنده
چکیده
The paper summarizes the FMT modulation prototype filter design and its efficient implementation on DSP. The optimum design of algorithms for digital signal processors with VLIW architecture is described. Using this new approach it was, for example, possible to optimize compilation from the C language into the assembler of TMS320C6414 digital signal processor for implementation of FMT modulation with prototype FIR filter. The method consists in a closer linkage between the theory of digital signal processing, software tools and hardware. Keywords—Assembler Programming, Digital Signal Processor, Filtered MultiTone Modulation, Prototype Filter, State-Space Representation, Very Long Instruction Word.
منابع مشابه
Evaluation, Implementation and Optimization of FIR Filter Algorithms for TMS320VC5510 DSP Processor
Real-time digital signal processing applications are everywhere. The most essential part of these applications are FIR filters. For these systems to achieve the realtime demands it is essential that filtering executes as fast as possible. For systems with sever constraints limited resources, low power consumption – stronger hardware is not a solution. The solution is to evaluate FIR filter algo...
متن کاملEfficient Hardware Implementation of Digital Filters using Distributed Arithmetic (DA)
The FPGA (Field Programmable Gate Array) constitute of many programmable modules like Configuration Logic Blocks (CLBs), Block Random Access Memories (BRAM), DSP 48 blocks and Input/output (I/O) modules. The CLBs are the main programmable logic units which consist of different number of logic slices and each slice contains different number of LUTs and flips flops depending upon the FPGA device ...
متن کاملOptimization of SAD Algorithm on VLIW DSP
SAD (Sum of Absolute Difference) algorithm is heavily used in motion estimation which is computationally highly demanding process in motion picture encoding. To enhance the performance of motion picture encoding on a VLIW processor, an efficient implementation of SAD algorithm on the VLIW processor is essential. SAD algorithm is programmed as a nested loop with a conditional branch. In VLIW pro...
متن کاملComparison Between FPGA Logic Resources And Embedded Resources Used By Discrete Arithmetic (DA) Architecture To Design FIR Filter
FIR Filter is a fundamental function in many applications, mainly in the field of Digital Signal Processing (DSP). The main problem of this function is its computational complexity, needed to process a signal. Currently, FPGAs are widely used for a variety of computationally complex applications. New generation of FPGAs contain not only basic configurable logic resources but also complex embedd...
متن کاملArea-Efficient Parallel FIR Digital Filter Implementations
Low-Area/Power Parallel FIR Digital Filter Implementations http://cronus.uwindsor.ca/units/isplab/ISPLab.nsf/54ef3e94e5fe816e85256d6e0063d208/4b175436b2941a0e852576d30060d2 9d/$FILE/Low-area%20power%20parallel%20FIR%20digital%20filter%20implementations_VLSISP_Sept_97.pdf hardware than traditional block FIR filter implementations. Parallel processing is a powerful ... Area-efficient parallel FIR...
متن کامل